應屆畢業生
學歷不限
2025-04-28 10:03:40
10815人關注
職位描述
該職位還未進行加V認證，請仔細了解后再進行投遞！
崗位職責:
1.Physical implementation of advanced technology chips.
2.Design methodology development and innovation for advanced technology challenges.
3.Be responsible for 22/16/12/10/7/5nm chip implementation for customer’s projects or internal system test chips.
4.Be responsible for advanced node PPA benchmark, and solution development.
5.EDA tool new features enablement.
6.Customer onsite/offsite supports will be required on demand.
任職要求:
1.MS or above in EE, CS related fields. Experience in APR, physical verification, chip implementation, or CAD development is plus.
2.New graduate or 3 years working experience in chip physical implementation.
3.Familiar with Synopsys/Cadence APR tools/flows.
4.Familiar with TCL/Perl/Python programming.
5.Experience with TSMC advanced technology is plus.
6.Proven record in production tape-outs is plus.
1.Physical implementation of advanced technology chips.
2.Design methodology development and innovation for advanced technology challenges.
3.Be responsible for 22/16/12/10/7/5nm chip implementation for customer’s projects or internal system test chips.
4.Be responsible for advanced node PPA benchmark, and solution development.
5.EDA tool new features enablement.
6.Customer onsite/offsite supports will be required on demand.
任職要求:
1.MS or above in EE, CS related fields. Experience in APR, physical verification, chip implementation, or CAD development is plus.
2.New graduate or 3 years working experience in chip physical implementation.
3.Familiar with Synopsys/Cadence APR tools/flows.
4.Familiar with TCL/Perl/Python programming.
5.Experience with TSMC advanced technology is plus.
6.Proven record in production tape-outs is plus.
注：聯系我時，請說是在赤水人才網上看到的。
工作地點
地址：漯河郾城區九龍湖國際企業總部
求職提示：用人單位發布虛假招聘信息，或以任何名義向求職者收取財物（如體檢費、置裝費、押金、服裝費、培訓費、身份證、畢業證等），均涉嫌違法，請求職者務必提高警惕。
