国产精品免费福利久久|天天噜噜天天爽爽天天噜噜|都市激情 亚洲一区|亚洲国产成人精品无码区在线秒播|毛片内射国产一区二区

崗位職責(zé):1. RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips.2. Design flow/methodology development and innovation for front-end design challenges.3. Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips. 任職資格:1. MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus.2. New graduate or 3 years working experience.3. Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows.4. Familiar with tcl/Perl/Python program. 職能類別：半導(dǎo)體技術(shù) 關(guān)鍵字：芯片設(shè)計(jì)